P2V64S40ETP - 64Mb Synchronous DRAM

Datasheet Details

Part number	P2V64S40ETP
Manufacturer	Deutron Electronics
File Size	676.03 KB
Description	64Mb Synchronous DRAM
Datasheet	P2V64S40ETP-DeutronElectronics.pdf

The P2V64S40ETP is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.

3.3V power supply.
LVTTL compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs - CAS latency (2 & 3) - Burst length (1, 2, 4, 8 & Full page) - Burst type (Sequential & Interleave) Pin Configurations.
All inputs are sampled at the positive going edge of the system clock.
Auto & self refresh.
64ms refresh period (4K cycle).
Burst read single write operation.
LDQM & UDQM for m.

📁 P2V64S40ETP Similar Datasheet

Other Datasheets by Deutron Electronics

Published: Mar 7, 2016 |