Datasheet4U Logo Datasheet4U.com

EDE300, EDE300_E Datasheet - E-LAB Digital Engineering

EDE300 Parallel / Serial Transceiver

www.DataSheet4U.com EDE300 Parallel/ Serial Transceiver IC EDE300 Data Direction, Output Latch 1 0=2400,1=9600 2 0=Local, 1=Host 3 Connect to +5V DC 4 Digital Ground Data I/O Pin 0 Data I/O Pin 1 Data I/O Pin 2 Data I/O Pin 3 5 6 7 8 9 Dir/Latch BAUD Mode +5V GND D0 D1 D2 D3 XMIT RCV OSC1 OSC2 +5V D7 D6 D5 D4 18 17 16 15 14 13 12 11 10 Serial Transmit Serial Receive Oscillator Connection Oscillator Connection Connect to +5V DC Data I/O Pin 7 Data I/O Pin 6 Data I/O Pin 5 Data I/O Pin 4 DataS.

EDE300 Features

* intended only to illustrate the proper use of the EDE300's Host Control Mode. Notice that the subroutine 'receive()' returns one byte of data from the EDE300, and the subroutine 'send(v

EDE300_E-LABDigitalEngineering.pdf

This datasheet PDF includes multiple part numbers: EDE300, EDE300_E. Please refer to the document for exact specifications by model.
EDE300 Datasheet Preview Page 2 EDE300 Datasheet Preview Page 3

Datasheet Details

Part number:

EDE300, EDE300_E

Manufacturer:

E-LAB Digital Engineering

File Size:

401.05 KB

Description:

Parallel / serial transceiver.

Note:

This datasheet PDF includes multiple part numbers: EDE300, EDE300_E.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

EDE1104AASE (EDE1104AASE / EDE1108AASE) 1G bits DDR2 SDRAM organized (Elpida Memory)

EDE1108AASE (EDE1104AASE / EDE1108AASE) 1G bits DDR2 SDRAM organized (Elpida Memory)

EDE1108AJBG 1G bits DDR2 SDRAM (Elpida Memory)

EDE1108AJBG-8E-F 1G bits DDR2 SDRAM (Elpida Memory)

EDE1116AJBG 1G bits DDR2 SDRAM (Elpida Memory)

EDE1116AJBG-8E-F 1G bits DDR2 SDRAM (Elpida Memory)

EDE1144 Keypad Encoder IC (E-Lab)

EDE1200 Unipolar Stepper Motor IC (E-Lab)

TAGS

EDE300 EDE300_E Parallel Serial Transceiver E-LAB Digital Engineering

EDE300 Distributor