Datasheet4U Logo Datasheet4U.com

EST7610 - PC Power Supply Supervisor

Description

The EST7610 provides protection circuits, power good output (PGO), fault protection latch (FPL_N), and a protection detector function (PDON_N) control.

It can minimize external components of switching power supply systems in personal computer.

Features

  • The Over Voltage Detector (OVD) monitors 3.3V, 5V, 12V input voltage level. The Under Voltage Detector (UVD) monitors 3.3V, 5V input voltage level. Both of the power good output (PGO) and fault protection latch (FPL_N) are Open Drain Output. 75 ms time delay for UVD. 300 ms time delay for PGO. 38 ms for PDON_N input signal De.
  • bounce. 73 us for internal signal De.
  • glitches. 2.4 ms time delay for PDON_N.

📥 Download Datasheet

Datasheet Details

Part number EST7610
Manufacturer EST
File Size 414.78 KB
Description PC Power Supply Supervisor
Datasheet download datasheet EST7610 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
eST003 Tiny Controller-Based Speech Synthesizer ELAN Microelectronics
eST004 Tiny Controller-Based Speech Synthesizer ELAN Microelectronics
eST005 Tiny Controller-Based Speech Synthesizer ELAN Microelectronics
eST010 Tiny Controller-Based Speech Synthesizer ELAN Microelectronics
eST015 Tiny Controller-Based Speech Synthesizer ELAN Microelectronics

Other Datasheets by EST

Part Number Description
EST7502B PC Power Supply PWM
EST7502C POWER SUPPLY SUPERVISOR
EST7502CS POWER SUPPLY SUPERVISOR
EST.5198 USB Charger Enhance IC
EST.5198B USB Charger Enhance IC

Full PDF Text Transcription

Click to expand full text
EST7610 GENERAL DESCRIPTION PC Power Supply Supervisor The EST7610 provides protection circuits, power good output (PGO), fault protection latch (FPL_N), and a protection detector function (PDON_N) control. It can minimize external components of switching power supply systems in personal computer. The Over Voltage Detector (OVD) monitors 3.3V, 5V, 12V input voltage level. The Under Voltage Detector (UVD) monitors 3.3V, 5V input voltage level. When OVD or UVD detect the fault voltage level, the FPL_N is latched HIGH and PGO go low. The latch can be reset by PDON_N go HIGH. There is 2.4 ms delay time for PDON_N turn off FPL_N. www.DataSheet4U.com When OVD and UVD detect the right voltage level, the power good output (PGO) will be issue.
Published: |