Datasheet4U Logo Datasheet4U.com

BT8110B - High-Capacity ADPCM Processor

Download the BT8110B datasheet PDF. This datasheet also covers the BT8110 variant, as both devices belong to the same high-capacity adpcm processor family and are provided as variant models within a single manufacturer datasheet.

General Description

© 1996, 2000 Conexant Systems, Inc.

All Rights Reserved.

Information in this document is provided in connection with Conexant Systems, Inc.

Key Features

  • Bt8110B offers internal ROM 24 or 32 full-duplex channel capacity (48 or 64 channels with two processors) 2-, 3-, 4- and 5-bit quantization dynamically selectable on a channel-by-channel, frame-by-frame basis Transparent channel operation Two control modes available: microprocessor and hardware. Direct framer interface for both T1 and E1 signal formats Supports the optimal RESET function described in the algorithm standards Supports even-bit inversion of A-law inputs and outp.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (BT8110_ETC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number BT8110B
Manufacturer Unknown Manufacturer
File Size 1.50 MB
Description High-Capacity ADPCM Processor
Datasheet download datasheet BT8110B Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Bt8110/8110B High-Capacity ADPCM Processor This specification describes the Bt8110 and Bt8110B multichannel ADPCM processor CMOS integrated circuits that implement Adaptive Differential Pulse-Code Modulation (ADPCM) encoding and decoding. The fixed-rate coding algorithms include those specified in ANSI Standard T1.303-1989. These algorithms are identical to those in ITU-T Recommendations G.726 and G.727. These circuits also implement the variable-rate or embedded codes specified in ANSI Standard T1.310-1991 and ITU-T Recommendation G.727. A single ADPCM processor integrated circuit can provide 24 or 32 full-duplex channels of ADPCM processing (encoding and decoding). In some applications, two circuits can be combined to provide 48 or 64 full-duplex channels.