Datasheet4U Logo Datasheet4U.com

M13L128168A Datasheet DDR SDRAM

Manufacturer: EliteMT

Datasheet Details

Part number M13L128168A
Manufacturer EliteMT
File Size 864.84 KB
Description DDR SDRAM
Datasheet download datasheet M13L128168A Datasheet

Overview

ESMT Revision History Revision 1.3 -Revise operation voltage.

(page 5) Revision 1.2 -Changed tWTR from 1 tCK to 2 tCK.

Revision 1.1 -Changed absolute max.

Key Features

  • z z z z z z z z z z z z z z z z z z z z M13L128168A 2M x 16 Bit x 4 Banks Double Data Rate SDRAM JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe(DQS) On-chip DLL Differential clock inputs (CLK and CLK ) DLL aligns DQ and DQS transition with CLK transition Quad bank operation CAS Latency : 2, 3 Burst Type : Sequential and Interleave Burst Length : 2, 4, 8 All inputs except data & DM are sampled at the rising edge of the.