Datasheet4U.com

EDE1108AJBG - 1G bits DDR2 SDRAM

Elpida Memory

📥 Download Datasheet

EDE1108AJBG Datasheet Preview — Preview of EDE1108AJBG PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	EDE1108AJBG
Manufacturer	Elpida Memory
File Size	537.89 KB
Description	1G bits DDR2 SDRAM
Datasheet	EDE1108AJBG-ElpidaMemory.pdf

EDE1108AJBG Product details

Features

Double-data-rate architecture; two data transfers per clock cycle.
The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
Differential clock inputs (CK and /CK).
DLL aligns DQ and DQS transitions with CK transi.

📁 EDE1108AJBG Similar Datasheet

EDE1144 - Keypad Encoder IC (E-Lab)
EDE1200 - Unipolar Stepper Motor IC (E-Lab)
EDE1204 - Bi-Polar Stepper Motor IC (E-Lab)
EDE12400 - BI-POLAR CHOPPER STEPPER MOTOR CONTROL MODULE (E-Lab)
EDE1400 - Parallel-Printer Interface (E-Lab)
EDE300 - Parallel / Serial Transceiver (E-LAB Digital Engineering)

Other Datasheets by Elpida Memory

EDE1108AJBG-8E-F - 1G bits DDR2 SDRAM
EDE1108AASE - (EDE1104AASE / EDE1108AASE) 1G bits DDR2 SDRAM organized
EDE1104AASE - (EDE1104AASE / EDE1108AASE) 1G bits DDR2 SDRAM organized
EDE1116AJBG - 1G bits DDR2 SDRAM
EDE1116AJBG-8E-F - 1G bits DDR2 SDRAM
EDE5104ABSE - 512M bits DDR2 SDRAM

Published: Oct 13, 2014 |