512m bits ddr2 sdram.
* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
*.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 674.27KB)