Datasheet4U Logo Datasheet4U.com

S1L50000 - HIGH DENSITY GATE ARRAY

Description

EPSON Electronics America, Inc.’s S1L50000 Series is a family of ultra high-speed VLSI CMOS gate array utilizing a 0.35µm “sea-of-gates” architecture.

The S1L50000H products feature 5V tolerant I/O buffers.

Ultra-high-speed, high density and low power consumption Low v

Features

  • Process Integration Operating Speed 0.35µm 2/3/4 layer metalization CMOS process A maximum of 815,468 gates (2 input NAND gate equivalent) Internal gates: 140 ps (3.3V Typ), 210 ps (2.0V Typ) (2-input pair NAND, F/O = 2, Typical wire load) Input buffer: 380 ps (5.0V Typ) Built-in level shifter is used. 400 ps (3.3V Typ), 1.30 ns (2.0V Typ) (F/O = 2, Typical wire load) Output buffer: 2.12 ns (5.0V Typ) Built-in level shifter is used. 2.02 ns (3.3 V Typ), 3.90 ns (2.

📥 Download Datasheet

Datasheet Details

Part number S1L50000
Manufacturer Epson
File Size 121.68 KB
Description HIGH DENSITY GATE ARRAY
Datasheet download datasheet S1L50000 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
S1L9223B01 RF AMP & SERVO SIGNAL PROCESSOR Samsung semiconductor
S1L9223B02 RF AMP & SERVO SIGNAL PROCESSOR Samsung semiconductor
S1L9224X01 VIDEO-CD 2ND GENERATION Samsung semiconductor
S1L9226X RF AMP & SERVO SIGNAL PROCESSOR Samsung semiconductor
S1L9226X01-Q0R0 RF AMP & SERVO SIGNAL PROCESSOR Samsung semiconductor

Other Datasheets by Epson

Part Number Description

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com DATA SHEET ASIC S1L50000 S1L50000 SERIES HIGH DENSITY GATE ARRAY Œ DESCRIPTION EPSON Electronics America, Inc.’s S1L50000 Series is a family of ultra high-speed VLSI CMOS gate array utilizing a 0.35µm “sea-of-gates” architecture. The S1L50000H products feature 5V tolerant I/O buffers. • • • Ultra-high-speed, high density and low power consumption Low voltage operation: 3.3V and 2.0V Number of raw gates: 28,710 ~ 815,468 gates Œ FEATURES • • • Process Integration Operating Speed 0.35µm 2/3/4 layer metalization CMOS process A maximum of 815,468 gates (2 input NAND gate equivalent) Internal gates: 140 ps (3.3V Typ), 210 ps (2.0V Typ) (2-input pair NAND, F/O = 2, Typical wire load) Input buffer: 380 ps (5.0V Typ) Built-in level shifter is used. 400 ps (3.3V Typ), 1.
Published: |