Datasheet4U Logo Datasheet4U.com

EM63A165 - 16M x 16 bit Synchronous DRAM

General Description

Table 3.

Clock: CLK is driven by the system clock.

All SDRAM input signals are sampled on the positive edge of CLK.

Key Features

  • Fast access time from clock: 4.5/5/5.4 ns.
  • Fast clock rate: 200/166/143 MHz.
  • Fully synchronous operation.
  • Internal pipelined architecture.
  • 4M word x 16-bit x 4-bank.
  • Programmable Mode registers - CAS Latency: 2 or 3 - Burst Length: 1, 2, 4, 8, or full page - Burst Type: Sequential or Interleaved - Burst stop function.
  • Auto Refresh and Self Refresh.
  • 8192 refresh cycles/64ms.
  • CKE power down mode.
  • Single +3.3V ±0.3V power supply.
  • Operating tem.

📥 Download Datasheet

Full PDF Text Transcription for EM63A165 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for EM63A165. For precise diagrams, and layout, please refer to the original PDF.

EtronTech EM63A165 16M x 16 bit Synchronous DRAM (SDRAM) Preliminary (Rev. 3.4, Sep. /2022) Features  Fast access time from clock: 4.5/5/5.4 ns  Fast clock rate: 200/16...

View more extracted text
 Fast access time from clock: 4.5/5/5.4 ns  Fast clock rate: 200/166/143 MHz  Fully synchronous operation  Internal pipelined architecture  4M word x 16-bit x 4-bank  Programmable Mode registers - CAS Latency: 2 or 3 - Burst Length: 1, 2, 4, 8, or full page - Burst Type: Sequential or Interleaved - Burst stop function  Auto Refresh and Self Refresh  8192 refresh cycles/64ms  CKE power down mode  Single +3.3V ±0.3V power supply  Operating temperature: TA = 0 ~ 70°C (Commercial)  Interface: LVTTL  Package: Pb free and Halogen free - 54-pin 400 mil plastic TSOP II - 54-ball 8.0 x 8.0 x 1.