900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Fairchild Semiconductor Electronic Components Datasheet

74F825 Datasheet

8-Bit D-Type Flip-Flop

No Preview Available !

April 1988
Revised August 1999
74F825
8-Bit D-Type Flip-Flop
General Description
The 74F825 is an 8-bit buffered register. It has Clock
Enable and Clear features which are ideal for parity bus
interfacing in high performance microprogramming sys-
tems. Also included in the 74F825 are multiple enables that
allow multi-user control of the interface.
Features
s 3-STATE output
s Clock enable and clear
s Multiple output enables
Ordering Code:
Order Number Package Number
Package Description
74F825SC
M24B
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F825SPC
N24C
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 1999 Fairchild Semiconductor Corporation DS009597
www.fairchildsemi.com


Fairchild Semiconductor Electronic Components Datasheet

74F825 Datasheet

8-Bit D-Type Flip-Flop

No Preview Available !

Unit Loading/Fan Out
Pin Names
D0–D7
O0–O7
OE1, OE2, OE3
EN
CLR
CP
Description
Data Inputs
3-STATE Data Outputs
Output Enable Input
Clock Enable
Clear
Clock Input
U.L.
HIGH/LOW
1.0/1.0
150/40 (33.3)
1.0/1.0
1.0/1.0
1.0/1.0
1.0/2.0
Input IIH/IIL
Output IOH/IOL
20 µA/0.6 mA
3 mA/24 mA (20 mA)
20 µA/0.6 mA
20 µA/0.6 mA
20 µA/0.6 mA
20 µA/1.2 mA
Functional Description
The 74F825 consists of eight D-type edge-triggered flip-
flops. This device has 3-STATE true outputs and is orga-
nized in broadside pinning. In addition to the clock and out-
put enable pins, the buffered clock (CP) and buffered
Output Enable (OE) are common to all flip-flops. The flip-
flops will store the state of their individual D inputs that
meet the setup and hold times requirements on the LOW-
to-HIGH CP transition. With the OE LOW the contents of
the flip-flops are available at the outputs. When the OE is
HIGH, the outputs go to the high impedance state. Opera-
tion of the OE input does not affect the state of the flip-
flops. The 74F825 has Clear (CLR) and Clock Enable (EN)
pins.
When the CLR is LOW and the OE is LOW the outputs are
LOW. When CLR is HIGH, data can be entered into the flip-
flops. When EN is LOW, data on the inputs is transferred to
the outputs on the LOW-to-HIGH clock transition. When
the EN is HIGH the outputs do not change state, regard-
less of the data or clock input transitions.
Logic Diagram
Function Table
Inputs
Internal Output
OE CLR EN CP D Q
O
Function
H H L H X NC
Z Hold
H H L L X NC
Z Hold
H H H X X NC
Z Hold
L H H X X NC
NC Hold
H L X XX H
Z Clear
L L X XX
H H L
L
H H L
H
L H L
L
L H L
H
H
H
L
H
L
L Clear
Z Load
Z Load
L Data Available
H Data Available
L H L H X NC
NC No Change in Data
L H L L X NC
NC No Change in Data
L = LOW Voltage Level
H = HIGH Voltage Level
X = Immaterial
Z = High Impedance
= LOW-to-HIGH Transition
NC = No Change
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2


Part Number 74F825
Description 8-Bit D-Type Flip-Flop
Maker Fairchild
PDF Download

74F825 Datasheet PDF






Similar Datasheet

1 74F821 Bus interface registers
Philips
2 74F821 10-Bit D-Type Flip-Flop
Fairchild
3 74F821 10-Bit D-Type Flip-Flop
National
4 74F822 Bus interface registers
Philips
5 74F823 9-Bit D-Type Flip-Flop
Fairchild
6 74F823 Bus interface registers
Philips
7 74F823 9-Bit D-Type Flip-Flop
National
8 74F824 Bus interface registers
Philips
9 74F825 8-Bit D-Type Flip-Flop
Fairchild





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy