MM74HC154 Datasheet | Fairchild Semiconductor

Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high noise immunity, and low power consumption of CMOS with speeds similar to low power Schottky TTL circuits. The MM74HC154 have 4 binary select inputs (A, B, C, and D). If the device is enabled these inputs determine which one of the 16 normally HIGH outputs will go LOW. Two active LOW enables (G1 and G2) are provided to ease cascading of decoders with little or no external logic. Each output can drive 10 low power Schottky TTL equivalent loads, and is functionally and pin equivalent to the 74LS154. All inputs are protected from damage due to static discharge by diodes to VCC and ground. Features s Typical propagation delay: 21 ns s Power supply quiescent current: 80 µA s Wide power supply voltage range: 2- 6V s Low input current: 1 µA maximum Ordering Code: Order Number MM74HC154WM MM74HC154MTC MM74HC154N Package Number M24B MTC24 N24C Package Description 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300” Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Pin Assignments for DIP, SOIC and TSSOP Truth Table Inputs G1 G2 L L L L L L L L L L L L L L L L L L L L L L L L L L L H L H D L L L L L L L L H H H H H H H H X X X C L L L L H H H H L L L L H H H H X X X B L L H H L L H H L L H H L L H H X X X A L H L H L H L H L H L H L H L H X X X Low Output (Note 1) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 - - - Top View L L L L L L H H Note 1: All others HIGH © 1999 Fairchild Semiconductor Corporation DS005122.prf .fairchildsemi. Logic Diagram .fairchildsemi. Absolute Maximum Ratings(Note 2) (Note 3) Supply Voltage (VCC) DC...