s 3-STATE outputs for data bus applications s Buffered inputs minimize loading s Address decoding on-chip s Diode clamped inputs minimize ringing Ordering Code: Order Nu.

s Buffered inputs minimize loading s Address decoding on-chip s Diode clamped inputs minimize ringing Ordering Code: Or.

The F189 is a high-speed 64-bit RAM organized as a 16word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-STATE and are in the high impedance state whenever the Chip Select (CS) input i.

74180

74181

74184

74185

7410

74107

74109

7411

74112

7412

74121

74122

74123