* GTO output control and undershoot corrector in addition to a split ground bus for superior performance. Asynchronous Inputs: LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q
74ACTQ74 Datasheet (215.29 KB)
74ACTQ74
Fairchild Semiconductor
215.29 KB
Quiet series dual d-type positive edge-triggered flip-flop.
74ACTQ74 Quiet Series Dual D-Type March 1993 Revised November 1999 74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop General Descr.
📁 Related Datasheet
74ACTQ00 Quiet Series Quad 2-Input NAND Gate (Fairchild Semiconductor)
74ACTQ02 Quad 2-Input NOR Gate (Fairchild Semiconductor)
74ACTQ02 Quad 2-Input NOR Gate (National Semiconductor)
74ACTQ04 Quiet Series Hex Inverter (Fairchild Semiconductor)
74ACTQ08 Quiet Series Quad 2-Input AND Gate (National Semiconductor)
74ACTQ08 Quiet Series Quad 2-Input AND Gate (Fairchild Semiconductor)
74ACTQ10 Quiet Series Triple 3-Input NAND Gate (National Semiconductor)
74ACTQ10 Quiet Series Triple 3-Input NAND Gate (Fairchild Semiconductor)
74ACTQ14 Quiet Series Hex Inverter with Schmitt Trigger Input (Fairchild Semiconductor)
74ACTQ14 Quiet Series Hex Inverter (National Semiconductor)
TAGS
Image Gallery
