Datasheet4U Logo Datasheet4U.com

74ALVC16240 - Low Voltage 16-Bit Inverting Buffer/Line Driver

General Description

The ALVC16240 contains sixteen inverting buffers with 3STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver.

The device is nibble (4-bit) controlled.

Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

Overview

74ALVC16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs October 2001 Revised October 2001 74ALVC16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.

Key Features

  • s 1.65V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD 3.0 ns max for 3.0V to 3.6V VCC 3.5 ns max for 2.3V to 2.7V VCC 6.0 ns max for 1.65V to 1.95V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal (Note 1) s Uses patented noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model > 200V Note 1: To ensure the high-impedance state during power up or power down, OE should.