74F1071 Datasheet - Fairchild Semiconductor

18-Bit Undershoot/Overshoot Clamp

74F1071 Features

* s 18-bit array structure in 20-pin package s FAST® Bipolar voltage clamping action s Dual center pin grounds for min inductance s Robust design for ESD protection s Low input capacitance s Optimum voltage clamping for 5V CMOS/TTL applications Ordering Code: Order Number 74F1071SC 74F1071MSA 74F1071

74F1071 General Description

The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at 0.5V below and 7V above .

74F1071 Datasheet (91.84 KB)

74F1071 Datasheet Preview — Preview of 74F1071 PDF

Datasheet Details

Part number:

74F1071

Manufacturer:

Fairchild Semiconductor

File Size:

91.84 KB

Description:

18-bit undershoot/overshoot clamp.
74F1071 18-Bit Undershoot/Overshoot Clamp October 1994 Revised August 1999 74F1071 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device Gener.

📁 Related Datasheet

74F10 Triple 3-input NAND gate (NXP)

74F10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

74F10 Triple 3-Input NAND Gate (National Semiconductor)

74F10 TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)

74F1056 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)

74F109 Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)

74F109 Positive J-K positive edge-triggered flip-flops (NXP)

74F109 Dual JK Positive Edge-Triggered Flip-Flop (Fairchild Semiconductor)

74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP (Texas Instruments)

74F11 Triple 3-Input AND Gate (National Semiconductor)

TAGS

74F1071 18-Bit Undershoot Overshoot Clamp Fairchild Semiconductor

Image Gallery

74F1071 Features

74F1071 General Description

Datasheet Details

File Size:

Description:

74F1071 Distributor