Datasheet4U Logo Datasheet4U.com

74LS257B - 3-STATE Quad 2-Data Selectors/Multiplexers

General Description

These Schottky-clamped high-performance multiplexers feature 3-STATE outputs that can interface directly with data lines of bus-organized systems.

Key Features

  • s 3-STATE versions LS157 and LS158 with same pinouts s Schottky-clamped for significant improvement in A-C performance s Provides bus interface from multiple sources in high-performance systems s Average propagation delay from data input 12 ns s Typical power dissipation: 50 mW Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
National Semiconductor Logo 74LS257B Quad 2-Data Selectors/Multiplexers National Semiconductor
Motorola Logo 74LS257B QUAD 2-INPUT MULTIPLEXER Motorola
Texas Instruments Logo 74LS257B QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Texas Instruments
ON Semiconductor Logo 74LS257 LOW POWER SCHOTTKY ON Semiconductor
Hitachi Semiconductor Logo 74LS257 Quadruple 2-line-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor

More Datasheets from Fairchild (now onsemi)

Part Number Description
74LS257 3-STATE Quad 2-Data Selectors/Multiplexers
74LS251 3-STATE 1-of-8 Line Data Selector/Multiplexer
74LS253 3-STATE Data Selector/Multiplexer
74LS259 8-Bit Addressable Latches
74LS20 Dual 4-Input NAND Gate
74LS221 Dual Non-Retriggerable One-Shot
74LS240 Octal 3-STATE Buffer/Line Driver/Line Receiver
74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver
74LS243 Quadruple Bus Transceiver
74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

Full PDF Text Transcription for 74LS257B (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74LS257B. For precise diagrams, tables, and layout, please refer to the original PDF.

View original datasheet text
DM74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers June 1989 Revised November 1999 DM74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers General Description These Schottky-clamped high-performance multiplexers feature 3-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a HIGH or LOW logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.