Datasheet4U Logo Datasheet4U.com

74LVXZ161284 - Low Voltage IEEE 161284 Translating Transceiver

Description

The LVXZ161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface.

The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP).

📥 Download Datasheet

Datasheet preview – 74LVXZ161284

📁 Similar Datasheet

  • 74LVX00 - LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74LVX05 - Low voltage CMOS HEX inverter (STMicroelectronics)
  • 74LVX08 - LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE (STMicroelectronics)
  • 74LVX125 - LOW VOLTAGE QUAD BUS BUFFERS (STMicroelectronics)
  • 74LVX125 - Low-Voltage Quad Buffer (National Semiconductor)
  • 74LVX14 - LOW-VOLTAGE CMOS (ON Semiconductor)
  • 74LVX14 - LOW-VOLTAGE CMOS (Motorola Inc)
  • 74LVX14 - HEX SCHMITT INVERTER (Toshiba Semiconductor)
  • 74LVX16244 - 16-BIT BUS BUFFER (STMicroelectronics)
  • 74LVX16245 - 16-BIT BUS TRANSCEIVER (STMicroelectronics)
Other Datasheets by Fairchild Semiconductor
  • 74LVX00 - Low Voltage Quad 2-Input NAND Gate
  • 74LVX02 - Low Voltage Quad 2-Input NOR Gate
  • 74LVX04 - Low Voltage Hex Inverter
  • 74LVX08 - Low Voltage Quad 2-Input AND Gate
  • 74LVX112 - Low Voltage Dual J-K Flip-Flops
  • 74LVX125 - Low Voltage Quad Buffer
  • 74LVX132 - Low Voltage Quad 2-Input NAND Schmitt Trigger
  • 74LVX138 - Low Voltage 1-of-8 Decoder/Demultiplexer

Full PDF Text Transcription

Click to expand full text
74LVXZ161284 Low Voltage IEEE 161284 Translating Transceiver with Power-Up Protection May 2002 Revised May 2002 74LVXZ161284 Low Voltage IEEE 161284 Translating Transceiver with Power-Up Protection General Description The LVXZ161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).
Published: |