Datasheet4U Logo Datasheet4U.com

74S280 - DM74S280

74S280 Description

DM74S280 9-Bit Parity Generator/Checker August 1986 Revised May 2000 DM74S280 9-Bit Parity Generator/Checker General .
These universal, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry, and feature odd/even outputs to facilita.

74S280 Features

* s Generates either odd or even parity for nine data lines s Cascadable for N-bits s Can be used to upgrade existing systems using MSI par- ity circuits s Typical data-to-output delay

74S280 Applications

* The word-length capability is easily expanded by cascading. The DM74S280 can be used to upgrade the performance of most systems utilizing the DM74180 parity generator/ checker. Although the DM74S280 is implemented without expander inputs, the corresponding function is provided by the availability o

📥 Download Datasheet

Preview of 74S280 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74S287 - DM74S287 (National Semiconductor)
  • 74S288 - 256-BIT TTL PROM (National Semiconductor)
  • 74S289 - 64BIT RANDOM ACCESS MEMORY (ETC)
  • 74S200 - TTL 256 x 1 RAM (Signetics)
  • 74S201 - TTL 256 x 1 RAM (Signetics)
  • 74S240 - Buffers / Lind Drivers / Line Receivers (National Semiconductor)
  • 74S241 - Buffers / Lind Drivers / Line Receivers (National Semiconductor)
  • 74S244 - Buffers / Lind Drivers / Line Receivers (National Semiconductor)

📌 All Tags

DM74S280 Fairchild Semiconductor
Fairchild Semiconductor 74S280-like datasheet