74S280 - DM74S280

Fairchild Semiconductor

The 74S280 by Fairchild Semiconductor is a DM74S280. Below is the official datasheet preview.

📥 Download Datasheet

74S280 DM74S280 by Fairchild Semiconductor - Datasheet Preview — Official preview page of the **74S280** DM74S280 datasheet (Fairchild Semiconductor).

Datasheet Details

Part number	74S280
Manufacturer	Fairchild Semiconductor
File Size	61.25 KB
Description	DM74S280
Datasheet	74S280-FairchildSemiconductor.pdf
Additional preview pages of the 74S280 datasheet.

74S280 Product details

Description

These universal, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry, and feature odd/even outputs to facilitate operation of either odd or even parity applications.

Features

s Generates either odd or even parity for nine data lines s Cascadable for N-bits s Can be used to upgrade existing systems using MSI par- ity circuits s Typical data-to-output delay.
14 ns Ordering Code: Order Number Package Number Package.

📁 74S280 Similar Datasheet

74S287 - DM74S287 (National Semiconductor)
74S288 - 256-BIT TTL PROM (National Semiconductor)
74S289 - 64BIT RANDOM ACCESS MEMORY (ETC)
74S200 - TTL 256 x 1 RAM (Signetics)
74S201 - TTL 256 x 1 RAM (Signetics)
74S240 - Buffers / Lind Drivers / Line Receivers (National Semiconductor)
74S241 - Buffers / Lind Drivers / Line Receivers (National Semiconductor)
74S244 - Buffers / Lind Drivers / Line Receivers (National Semiconductor)

Other Datasheets by Fairchild Semiconductor

74S253 - Dual 3-STATE 1-of-4 Line Data Selector/Multiplexer
74S08 - Quad 2-Input AND Gate
74S08N - Quad 2-Input AND Gate
74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
74S138 - Decoder/Demultiplexer
74S139 - Decoder/Demultiplexer

Published: Sep 1, 2015 |