* a clock inhibit function and a complemented serial output, QH. Clocking is accomplished by a LOW-to-HIGH transition of the CLK input while SH/LD is held HIGH and CLK INH is held LOW. The functions of the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since a LOW CLK input and a LOW-to-H
DM74ALS165 Datasheet (63.85 KB)
DM74ALS165
Fairchild Semiconductor
63.85 KB
8-bit parallel in/serial out shift register.
DM74ALS165 8-Bit Parallel In/Serial Out Shift Register January 1986 Revised February 2000 DM74ALS165 8-Bit Parallel In/Serial Out Shift Register Gen.
📁 Related Datasheet
DM74ALS161B Synchronous Four-Bit Counter (Fairchild Semiconductor)
DM74ALS1620 Octal Tri-State Bus Transceivers (National)
DM74ALS162B Synchronous Four-Bit Counter (Fairchild Semiconductor)
DM74ALS163B Synchronous Four-Bit Counter (Fairchild Semiconductor)
DM74ALS169B Synchronous Four-Bit Up/Down Counters (Fairchild Semiconductor)
DM74ALS1000A Quadruple 2-Input NAND Buffer (Fairchild Semiconductor)
DM74ALS1004 Hex Inverting Driver (Fairchild Semiconductor)
DM74ALS1005 Hex Inverting Driver (Fairchild Semiconductor)
DM74ALS1008A Quadruple 2-Input AND Buffer (Fairchild Semiconductor)
DM74ALS1011A Triple 3 Input AND Buffer (National)
