Datasheet4U Logo Datasheet4U.com

DM74ALS174 - Hex/Quad D-Type Flip-Flops

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic.

Features

  • complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output. Features s Advanced oxide-isolated ion-implanted Schottky TTL process s Pi.

📥 Download Datasheet

Datasheet preview – DM74ALS174

Datasheet Details

Part number DM74ALS174
Manufacturer Fairchild Semiconductor
File Size 73.30 KB
Description Hex/Quad D-Type Flip-Flops
Datasheet download datasheet DM74ALS174 Datasheet
Additional preview pages of the DM74ALS174 datasheet.

📁 Similar Datasheet

  • DM74ALS1011A - Triple 3 Input AND Buffer (National)
  • DM74ALS1242 - Quad Bidirectional Bus Drivers (National Semiconductor)
  • DM74ALS1242A - Quad Bidirectional Bus Driver (National)
  • DM74ALS132 - DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs (National Semiconductor)
  • DM74ALS138 - 3 to 8 Line Decoder/Demultiplexer (National Semiconductor)
  • DM74ALS14 - Hex Inverter with Schmitt Trigger Inputs (National Semiconductor)
  • DM74ALS151 - 1 of 8 Line Data Selector/Multiplexer (National Semiconductor)
  • DM74ALS1620 - Octal Tri-State Bus Transceivers (National)
  • DM74ALS390 - Dual 4-Bit Decade Counters (National Semiconductor)
  • DM74ALS996 - D Type Edge Triggered Readback Latches (National)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear September 1986 Revised February 2000 DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.
Published: |