Datasheet4U Logo Datasheet4U.com

DM74ALS74A - Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The DM74ALS74A contains two independent positive edge-triggered flip-flops.

Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse.

Key Features

  • s Switching specifications at 50 pF s Switching specifications guaranteed over full temperature and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL process s Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart s Improved AC performance over LS74 at approximately half the power Ordering Code: Order Number DM74ALS74AM DM74ALS74ASJ DM74ALS74AN Package Number Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74ALS00A Quad 2-Input NAND Gate
DM74ALS02 Quad 2-Input NOR Gate
DM74ALS03B Quad 2-Input NAND Gate
DM74ALS04B Hex Inverter
DM74ALS05A Hex Inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear September 1986 Revised February 2000 DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.