Datasheet4U Logo Datasheet4U.com

DM74LS74A - Dual Positive-Edge-Triggered D Flip-Flops

Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs.

The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse.

📥 Download Datasheet

Datasheet preview – DM74LS74A

📁 Similar Datasheet

  • DM74LS74A - Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)
  • DM74LS73A - DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gates (National Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gates (National Semiconductor)
  • DM74LS03 - Quad 2-Input NAND Gates (National Semiconductor)
  • DM74LS04 - Hex Inverting Gates (National Semiconductor)
  • DM74LS08 - Quad 2-Input AND Gates (National Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gates (National Semiconductor)
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs August 1986 Revised March 2000 DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated.
Published: |