Datasheet4U Logo Datasheet4U.com

DM74S138 - Decoder/Demultiplexer

Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times.

In high-performance memory systems these decoders can be used to minimize the effects of system decoding.

Features

  • s Designed specifically for high speed: Memory decoders Data transmission systems s DM74S138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception s DM74S139 contains two fully independent 2-to-4-line decoders/demultiplexers s Schottky clamped for high performance s Typical propagation delay time (3 levels of logic) DM74S138 8 ns DM74S139 7.5 ns s Typical power dissipation DM74S138 245 mW DM74S139 300 mW Ordering Code: Order Number DM74S138N DM74S139N P.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74S132 Quad 2-Input Schmitt Trigger NAND Gate National Semiconductor
DM74S157 QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS National Semiconductor
DM74S158 QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS National Semiconductor
DM74S161 Synchronous 4-Bit Binary Counters National Semiconductor
DM74S163 Synchronous 4-Bit Binary Counters National Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
DM74S133 13-Input NAND Gate
DM74S139 Decoder/Demultiplexer
DM74S10 Triple 3-Input NAND Gate
DM74S11 Triple 3-Input AND Gate
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

Full PDF Text Transcription

Click to expand full text
DM74S138 • DM74S139 Decoder/Demultiplexer August 1986 Revised April 2000 DM74S138 • DM74S139 Decoder/Demultiplexer General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The DM74S138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs.
Published: |