Datasheet4U Logo Datasheet4U.com

LS1240 - Octal 3-STATE Bus Driver

Description

These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems, and are low power dissipation versions of the DM74ALS240A and DM74ALS241A.

Features

  • s Advanced oxide-isolated, ion-implanted Schottky TTL process s Switching response specified into 500Ω and 50 pF load s Switching response specifications guaranteed over full temperature and VCC supply range s PNP input design reduces input loading s Low power dissipation version s Low level drive current: 74ALS = 16 mA Ordering Code: Order Number DM74ALS1240AWM Package Number M20B Package.

📥 Download Datasheet

Datasheet preview – LS1240

📁 Similar Datasheet

  • LS1240 - ELECTRONIC TWO - TONE RINGER (STMicroelectronics)
  • LS1240 - Electronic Two-Tone Ringer (Wing Shing Computer Components)
  • LS1240A - ELECTRONIC TWO - TONE RINGER (STMicroelectronics)
  • LS1240A - Electronic Two-Tone Ringer (Wing Shing Computer Components)
  • LS1240A - ELECTRONIC TONE RINGER (UTC)
  • LS1240ACP - Single-Chip Electronic Ringer (TGS)
  • LS1240AD1 - ELECTRONIC TWO - TONE RINGER (STMicroelectronics)
  • LS1240AD1 - Electronic Two-Tone Ringer (Wing Shing Computer Components)
  • LS124 - General Purpose (Micross)
  • LS1241 - Electronic Two Tone Ringer (ST Microelectronics)
Other Datasheets by Fairchild Semiconductor

    Full PDF Text Transcription

    Click to expand full text
    DM74ALS1240A Octal 3-STATE Bus Driver September 1986 Revised February 2000 DM74ALS1240A Octal 3-STATE Bus Driver General Description These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems, and are low power dissipation versions of the DM74ALS240A and DM74ALS241A. The output 3-STATE gating control is organized into two separate groups of four buffers. The DM74ALS1240A control inputs symmetrically enable the respective outputs when set logic LOW. The 3STATE circuitry contains a feature that maintains the buffer outputs in 3-STATE (high impedance state) during power supply ramp-up or ramp-down. This eliminates bus glitching problems that arise during power-up and power-down.
    Published: |