56F8023 - 16-bit Digital Signal Controllers

Description

Initial public release.

In Table 10-4, added an entry for flash data retention with less than 100 program/erase cycles (minimum 20 years).

In Table 10-6, changed the device clock speed in STOP mode from 8MHz to 4MHz.

In Table 10-12, changed the typical relaxat

Freescale Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	56F8023
Manufacturer	Freescale Semiconductor
File Size	1.22 MB
Description	16-bit Digital Signal Controllers
Datasheet	56F8023 Datasheet
Additional preview pages of the 56F8023 datasheet.

📁 Similar Datasheet

56F8023 - 16-bit Digital Signal Controllers (Motorola Semiconductor)
56F802 - 56F802 16-bit Hybrid Controller (Motorola)
56F8025 - 16-bit Digital Signal Controllers (Motorola Semiconductor)
56F801 - 16-bit Hybrid Controller (Motorola)
56F8011 - (56F8011 / 56F8013) 16-Bit Digital Signal Controller (Motorola Semiconductor)
56F8013 - (56F8011 / 56F8013) 16-Bit Digital Signal Controller (Motorola Semiconductor)
56F803 - 16-bit Hybrid Controller (Motorola)
56F8033 - 16-bit Digital Signal Controllers (Motorola Semiconductor)
56F8035 - 16-bit Digital Signal Controllers (Motorola Semiconductor)
56F805 - 16-bit Hybrid Controller (Motorola)

Other Datasheets by Freescale Semiconductor

56F802 - 16-bit Digital Signal Controllers
56F8025 - Digital Signal Controller Product Brief
56F8027 - 16-bit Digital Signal Controllers
56F800 - 16-bit Digital Signal Controllers
56F801 - 16-bit Digital Signal Controllers
56F8013 - 16-bit Digital Signal Controllers
56F8014 - 16-bit Digital Signal Controllers
56F803 - 16-bit Digital Signal Controllers

Full PDF Text Transcription

Click to expand full text

56F8033/56F8023 Data Sheet Technical Data 56F8000 16-bit Digital Signal Controllers MC56F8023 Rev. 6 02/2010 freescale.com Version History Rev. 0 Rev. 1 Rev. 2 Rev. 3 Rev. 4 Rev. 5 Document Revision History Description of Change Initial public release. • In Table 10-4, added an entry for flash data retention with less than 100 program/erase cycles (minimum 20 years). • In Table 10-6, changed the device clock speed in STOP mode from 8MHz to 4MHz. • In Table 10-12, changed the typical relaxation oscillator output frequency in Standby mode from 400kHz to 200kHz. • Changed input propagation delay values in Table 10-20 as follows: Old values: 1 μs typical, 2 μs maximum New values: 35 ns typical, 45 ns maximum In Table 10-19, changed the maximum ADC internal clock frequency from 8 MHz to 5.

Published: Nov 14, 2006 |