Datasheet4U Logo Datasheet4U.com

MB81F641642C - 4 x 1 M x 16 BIT SYNCHRONOUS DYNAMIC RAM

Description

The Fujitsu MB81F641642C is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 16-bit format.

Features

  • a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81F641642C SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a standard DRAM. The MB81F641642C is ideally suited for workstations, personal comp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MB81F641642D 4 x 1M x 16-Bit SDRAM Fujitsu Microelectronics
MB81F643242C 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM Fujitsu Media Devices
MB81 Single Phase Bridge Rectifier Micro Commercial Components
MB810 Single Phase Bridge Rectifier Micro Commercial Components
MB814400A-70PFTN CMOS 4M-Bit DRAM ETC

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MB81F641642C-103FN 4 x 1 M x 16 BIT SYNCHRONOUS DYNAMIC RAM
MB81F161622B 2 x 512K x 16-Bit SDRAM
MB81F161622C 2 x 512K x 16-Bit SDRAM
MB811643242A SDRAM
MB811643242A-100 SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
To Top / Lineup / Index FUJITSU SEMICONDUCTOR DATA SHEET DS05-11045-1E MEMORY CMOS 4 × 1 M × 16 BIT SYNCHRONOUS DYNAMIC RAM MB81F641642C-102/-103/-102L/-103L CMOS 4-Bank × 1,048,576-Word × 16 Bit Synchronous Dynamic Random Access Memory s DESCRIPTION The Fujitsu MB81F641642C is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 16-bit format. The MB81F641642C features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.
Published: |