Datasheet4U Logo Datasheet4U.com

MB90F480 - (MB90F480 / MB90F485 Series) 16-bit Proprietary Microcontroller CMOS

Description

The MB90480/485 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

1 family, with additional i

Features

  • embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up-counter, PWC timer, I2C.
  • 2 interface, DTP/external interrupt, chip select, and 16-bit reload timer.
  • 1 : F2MC, an abbreviation for.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MB90F462 16-bit Proprietary Microcontroller Fujitsu
MB90F462A 16-bit Proprietary Microcontroller Fujitsu
MB90F463A 16-bit Proprietary Microcontroller Fujitsu
MB90F337 (MB90x337) 16-bit Proprietary Microcontroller Fuji Electric
MB90F378 (MB90F378 Series) 16-Bit Microcontroller Fujitsu

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MB90F481 (MB90F480 / MB90F485 Series) 16-bit Proprietary Microcontroller CMOS
MB90F481B (MB90480B / MB90485B) 16-bit Microcontroller
MB90F482 (MB90F480 / MB90F485 Series) 16-bit Proprietary Microcontroller CMOS
MB90F482B (MB90480B / MB90485B) 16-bit Microcontroller
MB90F485 (MB90F480 / MB90F485 Series) 16-bit Proprietary Microcontroller CMOS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS07-13722-5E 16-bit Proprietary Microcontroller CMOS F2MC-16LX MB90480/485 Series MB90F481/F482/487/F488/V480/V485 s DESCRIPTION The MB90480/485 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing. The F2MC-16LX CPU core instruction set retains the AT architecture of the F2MC*1 family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.
Published: |