P10C68 Overview
The SRAM can be read and written an unlimited number of times while independent non-volatile data resides in PROM. On the P10C68 data may easily be transferred from the SRAM to the EEPROM (STORE) and from the EEPROM back to the SRAM ( RECALL) using the NE (bar) pin. The Store and Recall cycles are initiated through software sequences on the P11C68.
P10C68 Key Features
- A12 W DQ0
- DQ7 E G VCC VSS Pin 1 NE Pin 1 N/C Function Address inputs Write enable Data in/out Chip enable Output enable Power (+5V
- top view