* 2.5 Clock Latency
* Simultaneous Read and Write SigmaDDRTM Interface
* JEDEC-standard pinout and package
* Double Data Rate interface
* Byte Write controls sampled at data-in time
* Burst of 2 Read and Write
* Dual-Range On-Die Termination (O
GS8662TT20BD Datasheet (240.96 KB)
GS8662TT20BD
GSI Technology
240.96 KB
72mb sigmaddr-ii+ burst of 2 sram.
165-Bump BGA Commercial Temp Industrial Temp GS8662TT20/38BD-550/500/450/400/350 GS8662TT06/11BD-500/450/400/350 72Mb SigmaDDRTM-II+ Burst of 2 SRAM.
📁 Related Datasheet
GS8662TT20BGD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662TT06BD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662TT06BGD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662TT11BD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662TT11BGD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662TT38BD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662TT38BGD 72Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS8662T08BD 72Mb SigmaDDR-II Burst of 2 SRAM (GSI Technology)
GS8662T09BD 72Mb SigmaDDR-II Burst of 2 SRAM (GSI Technology)
GS8662T18BD 72Mb SigmaDDR-II Burst of 2 SRAM (GSI Technology)
