* On-Chip ECC with virtually zero SER * Configurable Read Latency (3.0 or 2.0 cycles) * Simultaneous Read and Write SigmaDDR-IIIe™ Interface * Common I/O .
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download