HI-1579A Datasheet PDF (3.3V Monolithic Dual Transceivers)

HI-1579A - 3.3V Monolithic Dual Transceivers

Description

The HI-1579A is a low power CMOS dual transceiver designed to meet the requirements of the MIL-STD-1553 and MIL-STD-1760 specifications.

Features

Compliant to MIL-STD-1553A and B, MIL-STD-1760 and ARINC 708A.
3.3V single supply operation.
Industrial and extended temperature ranges with optional burn-in (DS1579A_New) HOLT.

Datasheet Details

Part number	HI-1579A
Manufacturer	HOLTIC
File Size	62.45 KB
Description	3.3V Monolithic Dual Transceivers
Datasheet	HI-1579A Datasheet
Additional preview pages of the HI-1579A datasheet.

📁 Similar Datasheet

HI-1570 - 5V Monolithic Dual Variable AmplitudeTransceiver (Holt Integrated Circuits)

HI-1573 - (HI-1573 / HI-1574) 3.3V Monolithic Dual Transceivers (Holt Integrated Circuits)

HI-1574 - (HI-1573 / HI-1574) 3.3V Monolithic Dual Transceivers (Holt Integrated Circuits)

HI-1575 - 3.3V Dual Transceivers (Holt Integrated Circuits)

HI-1565 - 5V Monolithic Dual Transceivers (HOLT)

HI-1566 - 5V Monolithic Dual Transceivers (HOLT)

HI-1569 - 5V Monolithic Dual Transceiver (Holt Integrated Circuits)

HI-1005 - SMD Multi-Layers Ceramic Inductors (Chilisin)

HI-1608 - SMD Multi-Layers Ceramic Inductors (Chilisin)

HI-1608-9UG-T - SURFACE MOUNT LDE LAMPS (HITANO)

Full PDF Text Transcription

Click to expand full text

November 2016 HI-1579A MIL-STD-1553 / 1760 3.3V Monolithic Dual Transceivers DESCRIPTION The HI-1579A is a low power CMOS dual transceiver designed to meet the requirements of the MIL-STD-1553 and MIL-STD-1760 specifications. The transmitter section of each bus takes complementary CMOS / TTL Manchester II bi-phase data and converts it to differential voltages suitable for driving the bus isolation transformer. Separate transmitter inhibit control signals are provided for each transmitter. The receiver section of the each bus converts the 1553 bus bi-phase data to complementary CMOS / TTL data suitable for input to a Manchester decoder. Each receiver has a separate enable input, which forces both receive output signals to the bus idle state (logic "0") when disabled.

Published: Dec 27, 2016 |