Datasheet4U Logo Datasheet4U.com

HI-6131 - 3.3V BC / MT / RT Multi-Terminal Device

Download the HI-6131 datasheet PDF (HI-6130 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 3.3v bc / mt / rt multi-terminal device.

Description

The 3.3V CMOS HI-613x device provides a complete single- or multi-function interface between a host processor and MIL-STD-1553B bus.

Each IC contains a Bus Controller (BC), a Bus Monitor Terminal (MT) and two independent Remote Terminals (RTs).

Features

  • Concurrent multi-terminal operation for one to four MIL-STD-1553B functions: BC, MT and two independent RTs.
  • 64K bytes internal static RAM with RAM Error Detection/Correction option.
  • Autonomous terminal operation requires minimal host intervention.
  • Shared MIL-STD-1553 bus interface reduces circuit complexity and circuit board area. RT1ENA - 26 A3 - 27 A4 - 28 A5 - 29 RT1AP - 30 MISO - 31 MOSI - 32 A6 - 33 A7 - 34 A8 - 35 VCC - 36 GND - 37 TTCLK - 38 MTTCL.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HI-6130-HOLTIC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HI-6131
Manufacturer HOLTIC
File Size 3.67 MB
Description 3.3V BC / MT / RT Multi-Terminal Device
Datasheet download datasheet HI-6131 Datasheet
Other Datasheets by HOLTIC

Full PDF Text Transcription

Click to expand full text
October, 2016 HI-6130 / HI-6131 / HI-6132 MIL-STD-1553 / MIL-STD-1760 3.3V BC / MT / RT Multi-Terminal Device GENERAL DESCRIPTION The 3.3V CMOS HI-613x device provides a complete single- or multi-function interface between a host processor and MIL-STD-1553B bus. Each IC contains a Bus Controller (BC), a Bus Monitor Terminal (MT) and two independent Remote Terminals (RTs). Any combination of the contained 1553 functions can be enabled for concurrent operation. The enabled terminals communicate with the MIL-STD-1553 buses through a shared on-chip dual bus transceiver and external transformer. The user allocates 64K bytes of on-chip static RAM between devices to suit application requirements.
Published: |