Datasheet4U Logo Datasheet4U.com

CD74HC393M - High Speed CMOS Logic Dual 4 -Stage Binary Counter

General Description

The Harris CD74HC393 and CD74HCT393 are 4-stage ripple-carry binary counters.

Al counter stages are masterslave flip-flops.

The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state.

Key Features

  • Fully Static Operation.
  • Buffered Inputs.
  • Common Reset.
  • Negative-Edge Clocking.
  • Typical fMAX = 60 MHz at VCC = 5V, CL = 15pF, TA = 25oC.
  • Fanout (Over Temperature Range) - Standard Outputs.
  • 10 LSTTL Loads - Bus Driver Outputs.
  • . . . 15 LSTTL Loads.
  • Wide Operating Temperature Range . . . -55oC to 125oC.
  • Balanced Propagation Delay and Transition Times.
  • Significant Power Reducti.

📥 Download Datasheet

Datasheet Details

Part number CD74HC393M
Manufacturer Harris Corporation
File Size 31.70 KB
Description High Speed CMOS Logic Dual 4 -Stage Binary Counter
Datasheet download datasheet CD74HC393M Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD74HC393M Dual 4-Stage Binary Counter Texas Instruments
CD74HC393M96 Dual 4-Stage Binary Counter Texas Instruments
CD74HC393MT Dual 4-Stage Binary Counter Texas Instruments
CD74HC393 Dual 4-Stage Binary Counter Texas Instruments
CD74HC393 Dual 4-Stage Binary Counter Harris

Other Datasheets by Harris Corporation

Part Number Description
CD74HC393E High Speed CMOS Logic Dual 4 -Stage Binary Counter
CD74HCT393E Dual 4-Stage Binary Counter
CD74HCT393M High Speed CMOS Logic Dual 4 -Stage Binary Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Semiconductor CD74HC393, CD74HCT393 High Speed CMOS Logic Dual 4 -Stage Binary Counter Description The Harris CD74HC393 and CD74HCT393 are 4-stage ripple-carry binary counters. Al counter stages are masterslave flip-flops. The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered. September 1997 Features • Fully Static Operation • Buffered Inputs • Common Reset • Negative-Edge Clocking • Typical fMAX = 60 MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . .