HMP31GP7AFR4C-S5, HMP31GP7AFR4C-Y5 - 240pin Registered DDR2 SDRAM DIMMs based on 2Gb

Hynix

Datasheet Details

Part number	HMP31GP7AFR4C-S5, HMP31GP7AFR4C-Y5
Manufacturer	Hynix
File Size	190.03 KB
Description	240pin Registered DDR2 SDRAM DIMMs based on 2Gb
Datasheet	HMP31GP7AFR4C-Y5-Hynix.pdf
Note	This datasheet PDF includes multiple part numbers: HMP31GP7AFR4C-S5, HMP31GP7AFR4C-Y5. Please refer to the document for exact specifications by model.

and is subject to change without notice.

JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/0.1V Power Supply All inputs and outputs are compatible with SSTL_1.8 interface 8 Bank architecture Posted CAS Programmable CAS Latency 3, 4, 5, 6 OCD (Off-Chip Driver Impedance Adjustment) ODT (On-Die Termination).
Fully differential clock operations (CK & CK) Programmable Burst Length 4 / 8 with both sequential and interleave mode.

📁 HMP31GP7AFR4C-S5 Similar Datasheet

Other Datasheets by Hynix

Published: Oct 18, 2014 |