Datasheet4U Logo Datasheet4U.com

HMP512R7FFP4C-E3 Datasheet 240pin Registered Ddr2 Sdram Dimms

Manufacturer: SK Hynix

Overview: www.DataSheet4U.net 240pin Registered DDR2 SDRAM DIMMs based on 512 Mb F ver. This Hynix registered Dual In-Line Memory Module (DIMM) series consists of 512Mb F ver. DDR2 SDRAMs in Fine Ball Grid Array(FBGA) packages on a 240pin glass-epoxy substrate. This Hynix 512Mb F ver. based Registered DDR2 DIMM series provide a high performance 8 byte interface in 133.35mm width form factor of industry standard. It is suitable for easy interchange and addition. ORDERING INFORMATION Part Name HMP564P7FFP8C-Y5 HMP512R7FFP4C-E3 HMP512P7FFP4C-Y5 HMP525R7FFP4C-E3 HMP525P7FFP4C-Y5 Density 512MB 1GB 1GB 2GB 2GB Org. 64Mx72 128Mx72 128Mx72 256Mx72 256Mx72 Component Configuration 64Mx8(H5PS5182FFP)*9 128Mx4(H5PS5142FFP)*18 128Mx4(H5PS5142FFP)*18 128Mx4(H5PS5142FFP)*36 128Mx4(H5PS5142FFP)*36 Ranks 1 1 1 2 2 Parity Support O X O X O Note: 1. “P” of part number[7th digit] stands for Parity Registered DIMM. 2. “P” of part number[11th digit] stands for Lead free products.

This datasheet includes multiple variants, all published together in a single manufacturer document.

General Description

and is subject to change without notice.

Hynix Semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Key Features

  • JEDEC standard 1.8V +/- 0.1V Power Supply VDDQ : 1.8V +/- 0.1V All inputs and outputs are compatible with SSTL_1.8 interface 4 Bank architecture Posted CAS Programmable CAS Latency 3 , 4 , 5 OCD (Off-Chip Driver Impedance Adjustment) ODT (On-Die Termination) Fully differential clock operations (CK & CK) Programmable Bu.

HMP512R7FFP4C-E3 Distributor