Datasheet4U Logo Datasheet4U.com

HY5S7B2ALFP-6 - 512M (16Mx32bit) Mobile SDRAM

📥 Download Datasheet

General Description

and is subject to change without notice.

Hynix does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Overview

512MBit MOBILE SDR SDRAMs based on 4M x 4Bank x32 I/O Specification of 512M (16Mx32bit) Mobile SDRAM Memory Cell Array - Organized as 4banks of 4,194,304 x32 This document is a general.

Key Features

  • Standard SDRAM Protocol Clock Synchronization Operation - All the commands registered on positive edge of basic input clock (CLK).

More Datasheets from SK Hynix

Part Number Description
HY5S7B2ALFP-H 512M (16Mx32bit) Mobile SDRAM
HY5S7B2ALFP-S 512M (16Mx32bit) Mobile SDRAM
HY5S7B2LF-H 512M (16Mx32bit) Mobile SDRAM
HY5S7B2LF-S 512M (16Mx32bit) Mobile SDRAM
HY5S7B2LFP-H 512M (16Mx32bit) Mobile SDRAM
HY5S7B2LFP-S 512M (16Mx32bit) Mobile SDRAM
HY5S7B6ALFP-6 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O
HY5S7B6ALFP-H 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O
HY5S7B6ALFP-S 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O
HY5S7B6LF-H 512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O