Datasheet4U Logo Datasheet4U.com

83054 - Single-Ended Multiplexer

Description

The 83054 is a low skew, 4:1, Single-ended Multiplexer and a member of the family of High Performance Clock Solutions from IDT.

The 83054 has four selectable single-ended clock inputs and one single-ended clock output.

Features

  • 4:1 single-ended multiplexer.
  • Q nominal output impedance: 7Ω (V = 3.3V) DDO.
  • Maximum output frequency: 250MHz.
  • Propagation delay: 3ns (maximum), V = V = 3.3V DD DDO.
  • Input skew: 225ps (maximum), V = V = 3.3V DD DDO.
  • Part-to-part skew: 780ps (maximum), V = V = 3.3V DD DDO.
  • Additive phase jitter, RMS: 0.19ps (typical), 3.3V/3.3V.
  • Operating supply mode.

📥 Download Datasheet

Datasheet Details

Part number 83054
Manufacturer IDT
File Size 152.17 KB
Description Single-Ended Multiplexer
Datasheet download datasheet 83054 Datasheet

📁 Similar Datasheet

  • 83054 - Single-Ended Multiplexer (Renesas)
  • 83054I-01 - Single-Ended Multiplexer (Renesas)
  • 83052I - Single-Ended Multiplexer (Renesas)
  • 83052I-01 - Single-Ended Multiplexer (Renesas)
  • 83056 - Single-Ended Multiplexer (Renesas)
  • 83058 - Single-Ended Multiplexer (Renesas)
  • 830584I - PCI-X 1-to-4 Fanout Buffer (Renesas)
  • 83058I - Single-Ended Multiplexer (Renesas)
  • 830 - SILICON 28V HYPERABRUPT VARACTOR DIODES (Zetex Semiconductors)
  • 830-1A-12xx - Mini Power Automotive Relay (OEN)
Other Datasheets by IDT
  • 83056 - Single-Ended Multiplexer
  • 83058 - Single-Ended Multiplexer
  • 830154I-08 - Over-Voltage Tolerant 1.5V 1:4 Fanout Buffer
  • 8302 - LVCMOS / LVTTL Fanout Buffer
  • 83023I - Dual 1-TO-1 Differential-to-LVCMOS Translator/Buffer
  • 8302I - 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER

Full PDF Text Transcription

Click to expand full text
4:1, Single-Ended Multiplexer 83054 Data Sheet GENERAL DESCRIPTION The 83054 is a low skew, 4:1, Single-ended Multiplexer and a member of the family of High Performance Clock Solutions from IDT. The 83054 has four selectable single-ended clock inputs and one single-ended clock output. The output has a V pin which may be DDO set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage translation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug purposes. The device operates up to 250MHz and is packaged in a 16 TSSOP package. FEATURES • 4:1 single-ended multiplexer • Q nominal output impedance: 7Ω (V = 3.3V) DDO • Maximum output frequency: 250MHz • Propagation delay: 3ns (maximum), V = V = 3.
Published: |