9FGU0641 - 6 O/P 1.5V PCIe Gen1-2-3 Clock Generator

IDT

General Description

The 9FGU0641 is a member of IDT's 1.5V Ultra-Low-Power PCIe clock family with integrated output terminations providing Zo=100ohms.

The device has 6 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off.

Key Features

6 -100MHz Low-power HCSL (LP-HCSL) DIF pairs w/Zo=100.
1 - 1.5V LVCMOS REF output w/Wake-On-LAN (WOL) support Key Specifications.
DIF cycle-to-cycle jitter.

📥 Download Datasheet

9FGU0641 6 o/p 1.5v pcie gen1-2-3 clock generator by IDT - Datasheet Preview

Datasheet Details

Part number	9FGU0641
Manufacturer	IDT
File Size	202.21 KB
Description	6 O/P 1.5V PCIe Gen1-2-3 Clock Generator
Datasheet	9FGU0641 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
9FG430	Differential Frequency Generator	Renesas
9FGL0241	3.3V PCIe Gen1-5 Clock Generator	Renesas
9FGL0241D	3.3V PCIe Gen1-6 Clock Generator	Renesas
9FGL0251	3.3V PCIe Gen1-5 Clock Generator	Renesas
9FGL0251D	3.3V PCIe Gen1-6 Clock Generator	Renesas

Other Datasheets by IDT

Part Number	Description
9FGU0631	6-O/P 1.5V PCIe Gen 1-2-3 Clock Generator
9FGU0231	2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0241	2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0431	4 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0441	4 O/P 1.5V PCIe Gen1-2-3 Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

6 O/P 1.5V PCIe Gen1-2-3 Clock Generator w/Zo=100ohms 9FGU0641 DATASHEET Description The 9FGU0641 is a member of IDT's 1.5V Ultra-Low-Power PCIe clock family with integrated output terminations providing Zo=100ohms. The device has 6 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off. Recommended Application 1.5V PCIe Gen1-2-3 clock generator Output Features • 6 -100MHz Low-power HCSL (LP-HCSL) DIF pairs w/Zo=100 • 1 - 1.5V LVCMOS REF output w/Wake-On-LAN (WOL) support Key Specifications • DIF cycle-to-cycle jitter <50ps • DIF output-to-output skew <60ps • DIF phase jitter is PCIe Gen1-2-3 compliant • REF phase jitter is < 3.