Datasheet4U Logo Datasheet4U.com

9ZXL1251 - 12-output DB1200ZL Derivative

Description

The 9ZXL1251 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs.

It is pin compatible to the 9ZXL1231 and integrates 24 termination resistors, saving 41mm2 board area.

Features

  • 12 LP-HCSL Output Pairs w/integrated terminations (Zo = 85Ω) Key Specifications.
  • Cycle-to-cycle jitter.

📥 Download Datasheet

Datasheet Details

Part number 9ZXL1251
Manufacturer IDT
File Size 363.35 KB
Description 12-output DB1200ZL Derivative
Datasheet download datasheet 9ZXL1251 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
9ZXL1251 12-Output DB1200ZL Derivative Renesas
9ZXL1251E 4 to 12-Output Buffers Renesas
9ZXL1252E 6 to 12-Output Buffers Renesas
9ZXL1231E 4 to 12-Output Buffers Renesas
9ZXL1232E 6 to 12-Output Buffers Renesas

Other Datasheets by IDT

Part Number Description
9ZXL1251E 12-Output DB1200ZL
9ZXL1252E 12-output DB1200ZL Derivative
9ZXL1230 12-OUTPUT LOW POWER DIFFERENTIAL BUFFER
9ZXL1231 12-output DB1200ZL
9ZXL1231E 12-Output DB1200ZL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
12-output DB1200ZL Derivative with Integrated 85Ω Terminations 9ZXL1251 DATASHEET General Description The 9ZXL1251 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs. It is pin compatible to the 9ZXL1231 and integrates 24 termination resistors, saving 41mm2 board area. Recommended Application Buffer for Romley, Grantley and Purley Servers, solid state storage and PCIe Output Features • 12 LP-HCSL Output Pairs w/integrated terminations (Zo = 85Ω) Key Specifications • Cycle-to-cycle jitter <50ps • Output-to-output skew <50ps • Input-to-output delay variation <50ps • PCIe Gen3 phase jitter <1.0ps RMS • Phase jitter: QPI/UPI >=9.6GB/s <0.
Published: |