Datasheet4U Logo Datasheet4U.com

ICS2402 - MULTIPLIER AND ZERO DELAY BUFFER

General Description

The ICS2402 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase-Locked Loop (PLL) techniques.

The chip is part of IDT’s ClockBlocksTM family and was designed as a performance upgrade to meet today’s higher speed and lower voltage requirements.

Key Features

  • 8-pin SOIC package.
  • Pb-free, RoHS compliant.
  • Absolute jitter ±100 ps.
  • Propagation Delay of ±600 ps.
  • Output multiplier of 2X.
  • Output clock frequency up to 80 MHz.
  • Can recover degraded inpu.

📥 Download Datasheet

Datasheet Details

Part number ICS2402
Manufacturer IDT
File Size 130.74 KB
Description MULTIPLIER AND ZERO DELAY BUFFER
Datasheet download datasheet ICS2402 Datasheet

Full PDF Text Transcription for ICS2402 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for ICS2402. For precise diagrams, and layout, please refer to the original PDF.

MULTIPLIER AND ZERO DELAY BUFFER DATASHEET ICS2402 Description The ICS2402 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital...

View more extracted text
o Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase-Locked Loop (PLL) techniques. The chip is part of IDT’s ClockBlocksTM family and was designed as a performance upgrade to meet today’s higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. The ICS2402 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can el