Datasheet4U Logo Datasheet4U.com

ICS853S01I - 2:1 Differential-to-LVPECL Multiplexer

General Description

The ICS853S01I is a high performance 2:1 Differential-to-LVPECL Multiplexer.

The ICS853S01I can also perform differential translation because the differential inputs accept LVPECL, LVDS and CML levels.

Key Features

  • One LVPECL output pair.
  • Two selectable differential LVPECL clock inputs.
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML.
  • Translates LVCMOS/LVTTL input signals to LVPECL levels by using a resistor bias network on nPCLKx, nPCLKx.
  • Part-to-part skew: 150ps (maximum).
  • Propagation delay: 490ps (maximum).
  • Full 3.3V or 2.5V operating supply.
  • -40°C to 85°C ambient operating temperature.

📥 Download Datasheet

Datasheet Details

Part number ICS853S01I
Manufacturer IDT
File Size 456.99 KB
Description 2:1 Differential-to-LVPECL Multiplexer
Datasheet download datasheet ICS853S01I Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS853S012I LVPECL Clock/Data Multiplexer Renesas
ICS853S014I 3.3V LVPECL/ECL Fanout Buffer Renesas
ICS853S006I LVPECL/ECL Fanout Buffer Renesas
ICS853S310I 3.3V LVPECL/ECL Fanout Buffer Renesas
ICS853S310I 1-to-8 Differential-to- 3.3V LVPECL/ECL Fanout Buffer Integrated Device Technology

Other Datasheets by IDT

Part Number Description
ICS853S011BI LVPECL/ECL Fanout Buffer
ICS853S011CI LVPECL/ECL Fanout Buffer
ICS853S012I LVPECL Clock/Data Multiplexer
ICS853S013I LVPECL/ECL Fanout Buffer
ICS853S014I LVPECL/ECL Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2:1 Differential-to-LVPECL Multiplexer ICS853S01I DATA SHEET General Description The ICS853S01I is a high performance 2:1 Differential-to-LVPECL Multiplexer. The ICS853S01I can also perform differential translation because the differential inputs accept LVPECL, LVDS and CML levels. The ICS853S01I is packaged in a small 3mm x 3mm 16 VFQFN package, making it ideal for use on space constrained boards. Features • One LVPECL output pair • Two selectable differential LVPECL clock inputs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML • Translates LVCMOS/LVTTL input signals to LVPECL levels by using a resistor bias network on nPCLKx, nPCLKx • Part-to-part skew: 150ps (maximum) • Propagation delay: 490ps (maximum) • Full 3.3V or 2.