Datasheet4U Logo Datasheet4U.com

ICS853S057I - LVPECL/ECL Clock Data Multiplexer

Description

The ICS853S057I is a 4:1 Differential-to-3.3V or 2.5V LVPECL/ECL Clock/Data Multiplexer which can operate up to 3GHz.

The ICS853S057I has 4 differential selectable clock input pairs.

The CLK, nCLK input pairs can accept LVPECL, LVDS, CML or SSTL levels.

Features

  • High speed 4:1 differential muliplexer.
  • One differential 3.3V, 2.5V LVPECL/ECL output.
  • Four differential CLKx, nCLKx input pairs.
  • Differential CLKx, nCLKx pairs can accept the following interface levels: LVPECL, LVDS, CML, SSTL.
  • Maximum input/output frequency: 3GHz.
  • Additive phase jitter, RMS @ 622.08MHz: 0.073ps (typical).
  • Part-to-part skew: 250ps (maximum).

📥 Download Datasheet

Datasheet preview – ICS853S057I

Datasheet Details

Part number ICS853S057I
Manufacturer IDT
File Size 787.83 KB
Description LVPECL/ECL Clock Data Multiplexer
Datasheet download datasheet ICS853S057I Datasheet
Additional preview pages of the ICS853S057I datasheet.

📁 Similar Datasheet

  • ICS853S006I - LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (Renesas)
  • ICS853S014I - 3.3V LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S310I - 3.3V LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S310I - 1-to-8 Differential-to- 3.3V LVPECL/ECL Fanout Buffer (Integrated Device Technology)
  • ICS853S54I - Differential-to-LVPECL/ECL Multiplexer (Renesas)
  • ICS8530 - LVPECL FANOUT BUFFER (ICST)
  • ICS8530-01 - LVPECL FANOUT BUFFER (ICST)
  • ICS8530-01 - Differential-to-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853001 - LVPECL/ECL BUFFER (ICST)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
4:1, Differential-To-3.3V, 2.5V LVPECL/ECL Clock Data Multiplexer ICS853S057I DATA SHEET General Description The ICS853S057I is a 4:1 Differential-to-3.3V or 2.5V LVPECL/ECL Clock/Data Multiplexer which can operate up to 3GHz. The ICS853S057I has 4 differential selectable clock input pairs. The CLK, nCLK input pairs can accept LVPECL, LVDS, CML or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The multiplexer select control inputs have ECL/LVPECL interface levels. The select pins have internal pulldown resistors. Features • High speed 4:1 differential muliplexer • One differential 3.3V, 2.
Published: |