ICS8735I-21 generator equivalent, zero delay clock generator.
* One differential 3.3V LVPECL output pair, one differential feedback output pair
* Differential CLK, nCLK input pair
* CLK, nCLK pair can accept the followin.
the maximum input voltage for CLK, nCLK is VCC + 0.3V.
Maximum 150 5
1.3 VCC - 0.85
Units µA µA µA µA V V
8735AMI-21.
The ICS8735I-21 is a highly versatile 1:1 Differential-to3.3V LVPECL clock generator. The CLK, nCLK pair can accept most standard differential input levels. The ICS8735I-21 has a fully integrated PLL and can be configured as zero delay buffer, multip.
Image gallery
Download