Datasheet4U Logo Datasheet4U.com

ICS8S89831I - Differential LVPECL-To-LVPECL/ECL Fanout Buffer

Datasheet Summary

Description

The ICS8S89831I is a high speed 1-to-4 DifferentialICS to-LVPECL/ECL Fanout Buffer.

making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel.

Features

  • Four LVPECL/ECL outputs.
  • IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • 50Ω internal input termination to VT.

📥 Download Datasheet

Datasheet preview – ICS8S89831I

Datasheet Details

Part number ICS8S89831I
Manufacturer IDT
File Size 669.81 KB
Description Differential LVPECL-To-LVPECL/ECL Fanout Buffer
Datasheet download datasheet ICS8S89831I Datasheet
Additional preview pages of the ICS8S89831I datasheet.
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
Differential LVPECL-To-LVPECL/ECL Fanout Buffer ICS8S89831I DATA SHEET General Description The ICS8S89831I is a high speed 1-to-4 DifferentialICS to-LVPECL/ECL Fanout Buffer. The ICS8S89831I is HiPerClockS™ optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVDS, LVHSTL and CML to be easily interfaced to the input with minimal use of external components. The device also has an output enable pin which may be useful for system test and debug purposes.
Published: |