900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Integrated Device Technology Electronic Components Datasheet

IDT54FCT299AT Datasheet

FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

No Preview Available !

Integrated Device Technology, Inc.
FAST CMOS
8-INPUT UNIVERSAL
SHIFT REGISTER
IDT54/74FCT299T/AT/CT
FEATURES:
• Std., A and C speed grades
• Low input and output leakage 1µA (max.)
• CMOS power levels
• True TTL input and output compatibility
– VOH = 3.3V (typ.)
– VOL = 0.3V (typ.)
• High drive outputs (-15mA IOH, 48mA IOL)
• Power off disable outputs permit “live insertion”
• Meets or exceeds JEDEC standard 18 specifications
• Product available in Radiation Tolerant and Radiation
Enhanced versions
• Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
• Available in DIP, SOIC, QSOP, CERPACK and LCC
packages
FUNCTIONAL BLOCK DIAGRAM
S1 S0
DESCRIPTION:
The IDT54/74FCT299T/AT/CT are built using an advanced
dual metal CMOS technology. The IDT54/74FCT299T/AT/
CT are 8-input universal shift/storage registers with 3-state
outputs. Four modes of operation are possible: hold (store),
shift left, shift right and load data. The parallel load inputs and
flip-flop outputs are multiplexed to reduce the total number of
package pins. Additional outputs are provided for flip-flops Q0
and Q7 to allow easy serial cascading. A separate active LOW
Master Reset is used to reset the register.
DS0
CP
Q0
MR
OE1
OE2
DS7
CD D CP
Q
CD D CP
Q
D
CD
CP
Q
CD D CP
Q
CD D CP
Q
CD D CP
Q
CD D CP
Q
CD D CP
Q
Q7
I/O0
I/O1
I/O 2
I/O3
I/O4
I/O5
I/O6
I/O7
2632 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1995 Integrated Device Technology, Inc.
6.11
APRIL 1995
DSC-4205/4
1


Integrated Device Technology Electronic Components Datasheet

IDT54FCT299AT Datasheet

FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

No Preview Available !

IDT54/74FCT299T/AT/CT
FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER
PIN CONFIGURATIONS
S0
OE1
OE2
I/O6
I/O4
I/O2
I/O0
Q0
MR
GND
1 20
2 19
3 P20-1 18
4
D20-1
SO20-2
17
5 SO20-8 16
6 & 15
7 E20-1 14
8 13
9 12
10 11
Vcc
S1
DS7
Q7
I/O7
I/O5
I/O3
I/O1
CP
DS0
2632 drw 02
DIP/SOIC/QSOP/CERPACK
TOP VIEW
MILITARY AND COMMERCIAL TEMPERATURE RANGES
INDEX
I/O6
I/O4
I/O2
I/O0
Q0
3 2 20 19
4 1 18
5 17
6 L20-2 16
7 15
8 14
9 10 11 12 13
DS7
Q7
I/O7
I/O5
I/O3
LCC
TOP VIEW
2632 drw 03
PIN DESCRIPTION
FUNCTION TABLE(1)
Pin Names
CP
DS0
DS7
S0, S1
MR
OE1, OE2
I/O0–I/O7
O0, O7
Description
Clock Pulse Input (Active Edge Rising)
Serial Data Input for Right Shift
Serial Data Input for Left Shift
Mode Select Inputs
Asynchronous Master Reset Input (Active LOW)
3-State Output Enable Inputs (Active LOW)
Parallel Data Inputs or 3-State Parallel Outputs
Serial Outputs
2632 tbl 01
Inputs
MR S1 S0
CP
Response
L X X X Asynchronous Reset Q0–Q7 = LOW
H H H Parallel Load; I/On Qn
H L H Shift Right; DS0 Q0, Q0 Q1, etc.
H H L Shift Left; DS7 Q7, Q7Q6, etc.
H L L X Hold
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
= LOW-to-HIGH clock transition
2632 tbl 02
ABSOLUTE MAXIMUM RATINGS(1)
Symbol
Rating
VTERM(2) Terminal Voltage
with Respect to
GND
VTERM(3) Terminal Voltage
with Respect to
GND
TA Operating
Temperature
TBIAS
Temperature
Under Bias
TSTG
Storage
Temperature
PT Power Dissipation
Commercial
–0.5 to +7.0
–0.5 to
VCC +0.5
0 to +70
–55 to +125
–55 to +125
0.5
Military
–0.5 to +7.0
–0.5 to
VCC +0.5
–55 to +125
–65 to +135
–65 to +150
0.5
Unit
V
V
°C
°C
°C
W
IOUT
DC Output
–60 to +120 –60 to +120 mA
Current
NOTES:
2632 lnk 03
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability. No terminal voltage
may exceed VCC by +0.5V unless otherwise noted.
2. Input and VCC terminals only.
3. Outputs and I/O terminals only.
CAPACITANCE (TA = +25°C, f = 1.0MHz)
Symbol Parameter(1) Conditions Typ. Max. Unit
CIN Input
VIN = 0V 6 10 pF
Capacitance
COUT Output
VOUT = 0V 8
12 pF
Capacitance
NOTE:
2632 lnk 04
1. This parameter is measured at characterization but not tested.
6.11 2


Part Number IDT54FCT299AT
Description FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER
Maker IDT
Total Page 7 Pages
PDF Download

IDT54FCT299AT Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 IDT54FCT299A FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER
Integrated Device Technology
2 IDT54FCT299AT FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER
IDT





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy