Datasheet4U Logo Datasheet4U.com

IDT71V433 - Synchronous SRAM

Description

The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAM organized as 32K x 32 with full support of various processor interfaces including the Pentium™ and PowerPC™.

The flow-through burst architecture provides cost-effective 2-1-1-1 performance for processors up to 50 MHz.

Features

  • 32K x 32 memory configuration Supports high performance system speed: Commercial and Industrial:.
  • 11 11ns Clock-to-Data Access (50MHz).
  • 12 12ns Clock-to-Data Access (50MHz) LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) Power down controlled by ZZ input Single 3.3V power supply (+10/-5%) Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP). ID.

📥 Download Datasheet

Datasheet Details

Part number IDT71V433
Manufacturer IDT
File Size 289.67 KB
Description Synchronous SRAM
Datasheet download datasheet IDT71V433 Datasheet

📁 Similar Datasheet

  • IDT71V432 - 32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect (Integrated Device Technology)
  • IDT71V416 - 3.3V CMOS Static RAM (Renesas)
  • IDT71V416L - 3.3V CMOS Static RAM (Renesas)
  • IDT71V416L - 3.3V CMOS Static RAM (Integrated Device Technology)
  • IDT71V416S - 3.3V CMOS Static RAM (Renesas)
  • IDT71V416S - 3.3V CMOS Static RAM (Integrated Device Technology)
  • IDT71V416VL - 3.3V CMOS Static RAM (Integrated Device Technology)
  • IDT71V416VS - (IDT71V416VL/VS) 3.3V CMOS Static RAM (Integrated Device Technology)
  • IDT71V416YL - (IDT71V416YL/YS) 3.3V CMOS Static RAM (Integrated Device Technology)
  • IDT71V416YS - (IDT71V416YL/YS) 3.3V CMOS Static RAM (Integrated Device Technology)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs Features 32K x 32 memory configuration Supports high performance system speed: Commercial and Industrial: — 11 11ns Clock-to-Data Access (50MHz) — 12 12ns Clock-to-Data Access (50MHz) LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) Power down controlled by ZZ input Single 3.3V power supply (+10/-5%) Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP). IDT71V433 x x x x x x x Description The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAM organized as 32K x 32 with full support of various processor interfaces including the Pentium™ and PowerPC™.
Published: |