* are: programmable stream and channel control, Processor Mode, input offset delay and high-impedance output control. Per-stream input delay control is provided for managing large multi-chip switches that transport both voice channel and concatenated data channels. In addition, input streams can be in
IDT7290820 Datasheet (182.92 KB)
IDT7290820
IDT
182.92 KB
Time slot interchange digital switch.
TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 IDT7290820 .EATURES: 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s
📁 Related Datasheet
IDT7200 CMOS ASYNCHRONOUS FIFO (Renesas)
IDT7200L CMOS ASYNCHRONOUS FIFO (IDT)
IDT7200L CMOS ASYNCHRONOUS FIFO (Renesas)
IDT7201 CMOS ASYNCHRONOUS FIFO (Renesas)
IDT7201LA CMOS ASYNCHRONOUS FIFO (Renesas)
IDT7201LA CMOS ASYNCHRONOUS FIFO (IDT)
IDT7201SA CMOS Parallel First-in / First-Out FIFO (IDT)
IDT7202 CMOS ASYNCHRONOUS FIFO (Renesas)
IDT72021 (IDT720x1) CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
IDT7202LA CMOS ASYNCHRONOUS FIFO (Renesas)
