IDT74FCT645T Key Features
- Low input and output leakage ≤1µ A (max.) CMOS power levels True TTL input and output patibility
- VOH = 3.3V (typ.)
- VOL = 0.3V (typ.) Meets or exceeds JEDEC standard 18 specifications Available in SOIC, and SSOP packages Std., A, C and