900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Integrated Device Technology Electronic Components Datasheet

IDT85304-01 Datasheet

1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

No Preview Available !

www.DataSheet4U.com
IDT85304-01
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
LOW SKEW, 1-TO-5
DIFFERENTIAL-TO-3.3V
LVPECL FANOUT BUFFER
IDT85304-01
FEATURES:
• Five differential 3.3V LVPECL outputs
• Selectable differential CLK, xCLK, or LVPECL clock inputs
• CLK, xCLK pair can accept the following differential input levels:
LVDS, LVPECL, LVHSTL, SSTL, and HCSL
• PCLK, xPCLK supports the following input types: LVPECL, CML,
and SSTL
• Maximum output frequency: 650MHz
• Translates any single-ended input signal to 3.3V LVPECL levels
with resistor bias on xCLK input
• Output skew: 35ps (max.)
• Part-to-part skew: as low as 150ps
• Propagation delay: 2.1ns (max.)
• 3.3V operating supply
• Available in TSSOP package
DESCRIPTION:
The IDT85304-01 is a low skew, high performance 1-to-5 differential-to-
3.3VLVPECLclockgenerator-divider. Ithastwoselectableclockinputs. The
CLK/xCLKpaircanacceptmoststandarddifferentialinputlevels. ThePCLK/
xPCLKpaircanacceptLVPECL,CML,orSSTLinputlevels. Theclockenable
is internally synchronized to eliminate runt pulses on the outputs during
asynchronous assertion/deassertion of the clock enable pin.
Guaranteedoutputandpart-to-partskewcharacteristicsmaketheIDT85304-
01 ideal for those applications that demand well-defined performance and
repeatability.
FUNCTIONAL BLOCK DIAGRAM
CLK_EN
CLK
xCLK
PCLK
xPCLK
0
1
D
Q
LE
CLK_SEL
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL
c 2004 Integrated Device Technology, Inc.
TEMPERATURE
1
RANGES
Q0
xQ0
Q1
xQ1
Q2
xQ2
Q3
xQ3
Q4
xQ4
MAY 2004
DSC 6174/2


Integrated Device Technology Electronic Components Datasheet

IDT85304-01 Datasheet

1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

No Preview Available !

IDT85304-01
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
PIN CONFIGURATION
Q0 1
xQ0 2
Q1 3
xQ1 4
Q2 5
xQ2 6
Q3 7
xQ3 8
Q4 9
xQ4 10
20 VDD
19 CLK_EN
18 VDD
17 xPCLK
16 PCLK
15 VEE
14 xCLK
13 CLK
12 CLK_SEL
11 VDD
TSSOP
TOP VIEW
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
ABSOLUTE MAXIMUM RATINGS(1)
Symbol
VDD
VI
VO
θJA
Description
Power Supply Voltage
Input Voltage
Output Voltage
Package Thermal Impedance (0 lfpm)
Max Unit
4.6 V
–0.5 to VDD+0.5 V
–0.5 to VDD+0.5 V
92.6 °C/W
TSTG Storage Temperature
–65 to +150 °C
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
CAPACITANCE(TA = +25°C, f = 1MHz, VIN = 0V)
Parameter Description
Typ. Max.
CIN InputCapacitance
—4
RPULLUP Input Pullup Resistor
51 —
RPULLDOWN Input Pulldown Resistor
51 —
Unit
pF
K
K
PIN DESCRIPTION(1)
Symbol
Number
xQ0, Q0
1, 2
Output
xQ1, Q1
3, 4
Output
xQ2, Q2
5, 6
Output
xQ3, Q3
7, 8
Output
xQ4, Q4
9, 10
Output
VDD
11, 18, 20
Power
CLK_SEL
12
Input
CLK
xCLK
VEE
PCLK
xPCLK
CLK_EN
13
14
15
16
17
19
Input
Input
Power
Input
Input
Input
Type
Pulldown
Pulldown
Pullup
Pulldown
Pullup
Pullup
Description
Differential Output Pair. LVPECL interface levels.
Differential Output Pair. LVPECL interface levels.
Differential Output Pair. LVPECL interface levels.
Differential Output Pair. LVPECL interface levels.
Differential Output Pair. LVPECL interface levels.
Positive Supply Pins
ClockSelectInput. WhenHIGH,selectsPCLK/xPCLKinputs. WhenLOW,selects
CLK / xCLK inputs. LVTTL / LVCMOS interface levels.
Non-Inverting Differential Clock Input
Inverting Differential Clock Input
Negative Supply Pin
Non-Inverting Differential LVPECL Clock Input
Inverting Differential LVPECL Clock Input
Synchronizing Clock Enable. When HIGH, clock outputs follow clock input. When
LOW, Q outputs are forced LOW, xQ outputs are forced HIGH. LVTTL / LVCMOS
interface levels.
NOTE:
1. Pullup and Pulldown refer to internal input resistors. See Capacitance table for typical values.
2


Part Number IDT85304-01
Description 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
Maker IDT
Total Page 11 Pages
PDF Download

IDT85304-01 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 IDT85304-01 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
IDT





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy