1Mx36 and 2Mx18 configuration available.
Common I/O read and write ports.
Max.
Synchronous pipeline read with self-timed late write operation.
Double Data Rate (DDR) interface for read and write input ports.
| Part number | IS61DDP2B22M18C |
|---|---|
| Manufacturer | ISSI (now Infineon) |
| File Size | 852.80 KB |
| Description | 36Mb DDR-IIP CIO SYNCHRONOUS SRAM |
| Datasheet |
 IS61DDP2B22M18C Datasheet
|
|
|
| Part Number | Description | Manufacturer |
|---|---|---|
| IS61DDP2B22M18A | 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM | Integrated Silicon Solution |
| IS61DDP2B22M18A1 | 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM | Integrated Silicon Solution |
| IS61DDP2B22M18A2 | 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM | Integrated Silicon Solution |
| IS61DDP2B22M36A | 72Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM | Integrated Silicon Solution |
| IS61DDP2B22M36A1 | 72Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM | Integrated Silicon Solution |
| Part Number | Description |
|---|---|
| IS61DDP2B22M18C1 | 36Mb DDR-IIP CIO SYNCHRONOUS SRAM |
| IS61DDP2B22M18C2 | 36Mb DDR-IIP CIO SYNCHRONOUS SRAM |
| IS61DDP2B21M36C | 36Mb DDR-IIP CIO SYNCHRONOUS SRAM |
| IS61DDP2B21M36C1 | 36Mb DDR-IIP CIO SYNCHRONOUS SRAM |
| IS61DDP2B21M36C2 | 36Mb DDR-IIP CIO SYNCHRONOUS SRAM |
The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.
